










REV	Description	Date
V1.0	First Release	2017-1-12




# AC7010/AC7020 Schematics


Page Number	Description
Page01	Cover Page
Page02	Block Diagram
Page03	Zynq-7000 JTAG & Bank0
Page04	Zynq-7000 MIO Config
Page05	Zynq-7000 Bank13-34-35
Page06	Zynq-7000 Bank502
Page07	Zynq-7000 Power
Page08	DDR3
Page09	GPHY
Page10	USB OTG
Page11	UART, SD
Page12	EXTEND IO
Page13	POWER






































为了 PCB 走线方便, DDR3 数据线组内 (DQS除外) 可以任意交换。XILINX的UG933文档的PAGE66有以下说明:




Table 5-12: DDR Routing Topology









Enable 125Mhz Clock out




Single-LED mode




RGMII mode - Advertise all capabilities




PHY Address is 001



USB2.0 OTG PORT




J5/J6 Connect: Host Mode  
 J5/J6 Not Connect: Slave/OTG Mode




QSPI FLASH




### USB Uart









### SD Card Connector



# FPGA 40 PIN External IO





**Power On Sequence:**  
 1.0V -> 1.8V -> 1.5 V -> 3.3V -> VCCIO